Hierarchical Bit-Map Directory Schemes on the RDT Interconnection Network for a Massively Parallel Processor JUMP-1
نویسندگان
چکیده
JUMP-1 is currently under development by seven Japanese universities to establish techniques of an e cient distributed shared memory on a massively parallel processor. It provides a memory coherency control scheme called the hierarchical bit-map directory to achieve cost e ective and high performance management of the cache memory. Messages for maintaining cache coherency are transferred through a fat tree on the RDT(Recursive Diagonal Torus) interconnection network. In this report, we discuss on the scheme and examine its performance. The con guration of the RDT router chip is also discussed.
منابع مشابه
The RDT network router chip
The RDT network Router chip is a versatile router for the massively parallel computer prototype JUMP-1, which is currently under development by collaboration between 7 Japanese universities[1]. The major goal of this project is to establish techniques for building an e cient distributed shared memory on a massively parallel processor. For this purpose, the reduced hierarchical bit-map directory...
متن کاملThe RDT Router Chip: A versatile router for supporting a distributed shared memory
JUMP-1 is currently under development by seven Japanese universities to establish techniques for building an e cient distributed shared memory on a massively parallel processor. It provides a coherent cache with reduced hierarchical bit-map directory scheme to achieve cost e ective and high performance management. Messages for coherent cache are transferred through a fat tree on the RDT(Recursi...
متن کاملMINC : Multistage Interconnection Network with Cache control mechanism
A novel approach to the cache coherent Multistage Interconnection Network (MIN) called the MINC (MIN with Cache control mechanism) is proposed. In the MINC, the directory is located only on the shared memory using the Reduced Hierarchical Bit-map Directory schemes (RHBDs). In the RHBD, the bit map directory is reduced and carried in the packet header for quick multicasting without accessing dir...
متن کاملThe MINC chip: Multistage Interconnection Network with Cache control mechanism chip
The Multistage Interconnection Network with Cache control mechanism (MINC) is a hardware mechanism to control the cache coherent in a switchconnected multiprocessors using a crossbar or Multistage Interconnection Network(MIN). In the MINC, the directory is located on the shared memory module, and the Reduced Hierarchical Bit-map Directory schemes(RHBDs) are used to reduce the directory. In orde...
متن کاملRecursive Diagonal Torus: An Interconnection Network for Massively Parallel Computers
ÐRecursive Diagonal Torus (RDT), a class of interconnection network is proposed for massively parallel computers with up to 2 nodes. By making the best use of a recursively structured diagonal mesh (torus) connection, the RDT has a smaller diameter (e.g., it is 11 for 2 nodes) with a smaller number of links per node (i.e., 8 links per node) than those of the hypercube. A simple routing algorith...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1995